Search Results for "fpga"
Sort By:
Showing 96 open source projects for "fpga"
View related business solutions-
Collect! is a highly configurable debt collection softwareThe flexible & scalable debt collection software built to automate your workflow. From startup to enterprise, we have the solution for you.
-
Field Sales+ for MS Dynamics 365 and SalesforceBring Dynamics 365 and Salesforce wherever you go with Resco’s solution. With powerful offline features and reliable data syncing, your team can access CRM data on mobile devices anytime, anywhere. This saves time, cuts errors, and speeds up customer visits.
-
1
AWS EC2 FPGA
AWS EC2 FPGA hardware and software development Kit
AWS EC2 FPGA Development Kit is a set of development and runtime tools to develop, simulate, debug, compile and run hardware-accelerated applications on Amazon EC2 F1 instances. It is distributed between this GitHub repository and FPGA Developer AMI - Centos/AL2 provided by AWS with no cost of development tools. After creating an FPGA design (also called CL - Custom logic), developers can create an Amazon FPGA Image (AFI) and easily deploy it to an F1 instance. ... -
2
Icestudio
Visual editor for open FPGA boards
Visual editor for open FPGA boards. Built on top of the Icestorm project using Apio. -
3
Openwifi
open-source IEEE 802.11 WiFi baseband FPGA (chip) design
Linux mac80211 compatible full-stack IEEE802.11/Wi-Fi design based on SDR (Software Defined Radio). -
4
FuseSoC
Package manager and build abstraction tool for FPGA/ASIC development
FuseSoC is a package manager and build abstraction tool for hardware description language (HDL) code, aimed at simplifying the development and reuse of IP cores. It provides a standardized way to describe, manage, and build hardware projects, facilitating collaboration and reducing duplication of effort in FPGA and ASIC development. -
Skillfully - The future of skills based hiringSkillfully transforms hiring through AI-powered skill simulations that show you how candidates actually perform before you hire them. Our platform helps companies cut through AI-generated resumes and rehearsed interviews by validating real capabilities in action. Through dynamic job specific simulations and skill-based assessments, companies like Bloomberg and McKinsey have cut screening time by 50% while dramatically improving hire quality.
-
5
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores
Chipyard is a framework and generator for constructing custom RISC‑V SoC hardware. Built at UC Berkeley, it leverages Chisel/FIRRTL to generate full-stack systems—from CPU cores to peripherals—and includes simulators, FPGA deployment tools, and integration with Rocket Chip and other RISC‑V ecosystems. -
6
SWUpdate
Software Update for Embedded Systems
SWUpdate is a Linux Update agent with the goal to provide an efficient and safe way to update an embedded Linux system in the field. SWUpdate supports local and OTA updates and multiple update strategies and it is designed with security in mind. To start with SWUpdate, it is suggested you look at the documentation and build for one evaluation board (or you run SWUpdate on your host for a first overview). If you plan to update your device locally or remotely, SWUpdate is the right framework... -
7
DarFPGA
FPGA software and hardware
FPGA software and hardware, mainly recreation of old stuff (Arcade or 8bits computer) at low cost. -
8
hls4ml
Machine learning on FPGAs using HLS
hls4ml is an open-source framework that enables machine learning models to be implemented directly on hardware such as FPGAs and ASICs using high-level synthesis techniques. The system converts trained neural network models from common machine learning frameworks into hardware description code suitable for ultra-low-latency inference. This approach allows machine learning algorithms to run directly on specialized hardware, making them suitable for applications that require extremely fast... -
9
BSC
Bluespec Compiler (BSC)
BSC is the open source compiler toolchain for Bluespec SystemVerilog, a high-level, rule-based hardware design language. It translates Bluespec descriptions into synthesizable Verilog, letting developers bring typed, modular abstractions into mainstream FPGA/ASIC flows. The compiler performs scheduling of atomic rules, elaborates parameterized modules, and enforces interface contracts, producing predictable RTL that integrates with existing EDA tools. A companion simulator enables fast functional execution and debugging before handing designs to traditional verification and synthesis stages. ... -
Rezku Point of SaleRezku is an all-inclusive ordering platform and management solution for all types of restaurant and bar concepts. You can now get a fully custom branded downloadable smartphone ordering app for your restaurant exclusively from Rezku.
-
10
XLS
XLS: Accelerated HW Synthesis
...The compiler lowers DSLX into a rich intermediate representation, applies aggressive optimization and scheduling passes, and can either JIT the design for software simulation or emit Verilog for FPGA/ASIC flows. A key idea is “software-style” iteration: fast, deterministic simulation via the JIT encourages test-driven development and property checking before committing to RTL. XLS also provides tooling for pipelining, state insertion, and formal equivalence checks between different stages, giving developers confidence as designs evolve. ... -
11
dsp-fpga-dip-nn-pasa-itba
Archivos para TPs de materias de Ingeniería Electrónica - ITBA
...En general, son archivos .zip con imágenes o audios, para descargar en notebooks de Python (Jupyter) con wget o similares. 22.49 - Laboratorio de Dsp_fpga --->>> dsp-fpga 22.48 - Procesamiento de Imágenes --->>> dip 25.87 - Redes Neuronales II --->>> nn 22.46 - Procesamiento Adaptativo de Señales (Aleatorias) --->>> pasa -
12
Dogecoin Mining - Software
This is a multi-threaded multi-pool FPGA and ASIC miner for DOGECOIN
Dogecoin Mining - Software is an open source miner for ASIC, GPU and FPGA. It works on Windows, Linux and macOS. This miner is extremely flexible in terms of platform and can work with a variety of hardware miners and GPUs including AMD, CUDA and NVIDIA platforms. See all reviews and talks here --> https://skipl.ink/dogecoin-miner -
13
Infra-red Remote Sampler
Infra-red Remote Control Sampling using FPGA
Infra-red Remote Control Sampling using FPGA -
14
Software interface and gateware for magnetic resonance experiments using the limesdr board, as detailed in https://doi.org/10.1063/1.5127746 December 2019: Initial release containing the software used in the publication. In particular, the FPGA gateware, Cpp interface routines and the limr python class. The Cpp interface routines require compilation and the compilation call is found in the files. The FPGA gateware needs to be downloaded to the FPGA using LimeSuiteGUI. At the time of writing the publication, limr builded upon gateware version 2.17 from June 2018, which was used with API version 18.04.19. ...
-
15
ALCHA
A New Programming Language for FPGA Projects
ALCHA aims to reduce FPGA project develop time by means of automation and abstraction, but without loosing the low-level control that HDLs, such as Verilog, provides. It will support an object oriented programming model, abstract data and signal types, and compile-time scripting. -
16
CH347 Multi-Function Interface Demo Sof
CH347 Multi-Function Interface Demo Software
...Each chapter of the software demonstrates the functions of each interface. The I2C interface implements temperature and humidity sensor data acquisition, the JTAG and SWD interfaces complete program download and debugging for FPGA and MCU, the UART interface meets basic serial communication requirements, the GPIO interface adapts to peripheral control pins, and the SPI interface drives the ST7798 LCD screen and implements image polling display. These functions work together to form a complete and reusable solution for CH347 peripheral control. -
17
Gwyscope
Open hardware SPM controller with advanced sampling support.
...Valtr et al., Scanning Probe Microscopy controller with advanced sampling support, HardwareX, Volume 15, e00451 https://www.hardware-x.com/article/S2468-0672(23)00058-5/fulltext It is based on a low cost FPGA board Red Pitaya and additional high bit depth AD and DA converters. When put together with the AFM scanning hardware (sensor, scanner and their amplifiers) and user interface software it can serve as a standalone SPM system. Otherwise, it can serve as a sub-module for a custom built SPM system, e.g. providing the feedback loop mechanism only. ... -
18
Computer From Scratch
Verilog source files for a basic computer
This project follows The Elements of Computing fundamentals book, except all the hardware is written in Verilog . This is currently a hobby project, eventually I plan on implementing this onto a FPGA and tinkering with it some more. -
19
Rocket Chip
Rocket Chip Generator
Rocket Chip is a parameterized RISC-V SoC generator written in Chisel that produces synthesizable RTL for a wide range of cores and configurations. At its heart is the Rocket core, a simple, in-order, five-stage RISC-V implementation, but the generator composes much more: coherent caches, MMUs, interrupt controllers, and buses via the TileLink interconnect. A diplomacy framework (LazyModules) lets designers wire components with negotiated parameters, enabling reuse and rapid exploration of... -
20
SYSU-OpenEdgeAI
A public account displaying works from SYSU-OpenEdgeAI Club
...Until 2020-12-27, we have already upload three projects: 1. ov_carplate.zip is a car plate recognition project based on Zedboard Zynq-7000. 2. mnist_hls.zip is a realization of Lenet for MNIST handwritten digit recognition using Vivado hls tool. 3. rapidlayout.zip is an end-to-end hard block placement and routing flow for systolic accelerators on FPGA, RapidLayout. It is the sourcecode of our paper:https://ieeexplore.ieee.org/document/9221566 . If you have any question about our projects, please leave reviews and contact us! -
21
pyrpl
PyRPL turns your Red Pitaya into a powerful analog feedback device.
The Red Pitaya is a commercial, affordable FPGA board with fast analog inputs and outputs. This makes it useful for quantum optics experiments, in particular as a digital feedback controller for analog systems. Based on the open source software provided by the board manufacturer, PyRPL (Python RedPitaya Lockbox) implements many devices that are needed for optics experiments with the Red Pitaya. -
22
RISC-V BOOM
SonicBOOM: The Berkeley Out-of-Order Machine
The riscv-boom project (also called BOOM or SonicBOOM) implements a high-performance, synthesizable out-of-order RISC-V core written in the Chisel hardware construction language. It targets the RV64GC (i.e. 64-bit with general + compressed + floating point) instruction set and supports features such as virtual memory, caches, atomics, and IEEE-754 floating point. The design is parameterizable, meaning users can tune pipeline widths, buffer sizes, functional units, and other... -
23
stage0
A set of minimal dependency bootstrap binaries
This is a set of manually created hex programs in a Cthulhu Path to madness fashion. Which only have the goal of creating a bootstrapping path to a C compiler capable of compiling GCC, with only the explicit requirement of a single 1 KByte binary or less. Additionally, all code must be able to be understood by 70% of the population of programmers. If the code can not be understood by that volume, it needs to be altered until it satisfies the above requirement. -
24
-
25
Wheefun Computer Prototyping Kit
A Toolkit for Designing Computers
...In addition to a strong core, WFCPK will also include modules emulating various processors (e.g., the MOS 6502 and the Zilog Z80) as well as the Video-Audio Interface (a custom VGA-compatible display and audio controller). The VAI is designed to fit within an FPGA to be integrated into real designs. This library is licensed under the GPLv3 but also includes the classpath exception so that proprietary software can be linked against it required.
