Fixed <,>,<=,>= Verilog operators in ALU, so that they handle both signed and unsigned values.
Log in to post a comment.
