Search Results for "clock"
Sort By:
Showing 2 open source projects for "clock"
View related business solutions-
Simplify Purchasing For Your BusinessSimplify every aspect of buying for your business in Order.co. From sourcing products to scaling purchasing across locations to automating your AP and approvals workstreams, Order.co is the platform of choice for growing businesses.
-
Agentic AI SRE built for Engineering and DevOps teams.NeuBird AI's agentic AI SRE delivers autonomous incident resolution, helping team cut MTTR up to 90% and reclaim engineering hours lost to troubleshooting.
-
1
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
2
TotesNotes
Simple Popup Notes
...There are even a few tabs if you want to seperate them a little bit. * Requires .NET 4.5 Note : If you dont see the icon in your tray, just drag it next to your clock. It should stay there for future use. Feel free to add ideas and suggestions to the discussion group.
- Previous
- You're on page 1
- Next
