This project aim to develop a suite of tool to ease the development of ASIC/FPGA solution. The final program should be an IDE enabling the creation and specification of a project from it's start to finish.

Features

  • netlist extractor from edn for one chip
  • netlist to ucf creator

Project Activity

See All Activity >

License

MIT License

Follow ChipIDE

ChipIDE Web Site

Other Useful Business Software
Collect! is a highly configurable debt collection software Icon
Collect! is a highly configurable debt collection software

Everything that matters to debt collection, all in one solution.

The flexible & scalable debt collection software built to automate your workflow. From startup to enterprise, we have the solution for you.
Learn More
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of ChipIDE!

Additional Project Details

Operating Systems

BSD, Linux, Windows

Intended Audience

Science/Research

User Interface

Command-line, Project is a templating system, Qt

Programming Language

C++, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Scientific Engineering, VHDL/Verilog Code Generators, VHDL/Verilog Scientific Engineering

Registered

2008-11-25