Browse Code
This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips
The code here is no longer up to date.
The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic registers.
Features
- Processor model runs C code, compiled with GCC
- Testbench includes processor, RAM, ROM and file I/O
- Core has all forwarding paths and is fully interlocked for data and control hazards
- Coprocessor0 is partially implemented, six hardware interrupts + NMI implemented in "Interrupt Compatibility Mode"
- The instructions break, syscall, trap, mfc0, mtc0, eret, ei, di, ll, sc are implemented
- Partial-word loads and stores (word, half-word, byte) implemented at the processor's memory interface
Project Samples
License
GNU General Public License version 3.0 (GPLv3)Follow cMIPS
Other Useful Business Software
Award-winning proxy networks, AI-powered web scrapers, and business-ready datasets for download.
Bright Data is a leading data collection platform, enabling businesses to collect crucial structured and unstructured data from millions of websites through our proprietary technology. Our proxy networks give you access to sophisticated target sites using precise geo-targeting. You can also use our tools to unblock tough target sites, accomplish SERP-specific data collection tasks, manage and optimize your proxy performance as well as automating all of your data collection needs.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of cMIPS!
