Download
A static timing analysis program written in C++. Cadence LEF/DEF definitions of circuit geometry and SDF definitions of circuit timing data of a synchronous circuit are compiled in order to generate timing constraints for non-zero skew circuit operation.
Categories
Electronic Design Automation (EDA)License
GNU General Public License version 2.0 (GPLv2)Follow High Performance IC Timing
Other Useful Business Software
Skillfully - The future of skills based hiring
Skillfully transforms hiring through AI-powered skill simulations that show you how candidates actually perform before you hire them. Our platform helps companies cut through AI-generated resumes and rehearsed interviews by validating real capabilities in action. Through dynamic job specific simulations and skill-based assessments, companies like Bloomberg and McKinsey have cut screening time by 50% while dramatically improving hire quality.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of High Performance IC Timing!
