lKPU

Brought to you by: ptb

Downloads: 0 This Week

Last Update: 2026-02-01

Browse Code ▾

Get an email when there's a new version of lKPU

Synthesizable hardware description and working simulation of a KPU (encrypted microprocessor) in the functional hardware description language Clash.

Project Activity

See All Activity >

Follow lKPU

Other Useful Business Software

Skillfully - The future of skills based hiring Icon

Skillfully - The future of skills based hiring

Realistic Workplace Simulations that Show Applicant Skills in Action

Skillfully transforms hiring through AI-powered skill simulations that show you how candidates actually perform before you hire them. Our platform helps companies cut through AI-generated resumes and rehearsed interviews by validating real capabilities in action. Through dynamic job specific simulations and skill-based assessments, companies like Bloomberg and McKinsey have cut screening time by 50% while dramatically improving hire quality.

Learn More

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of lKPU!

Additional Project Details

Registered

2020-05-12

Report inappropriate content

Skillfully - The future of skills based hiring

Realistic Workplace Simulations that Show Applicant Skills in Action

Skillfully transforms hiring through AI-powered skill simulations that show you how candidates actually perform before you hire them. Our platform helps companies cut through AI-generated resumes and rehearsed interviews by validating real capabilities in action. Through dynamic job specific simulations and skill-based assessments, companies like Bloomberg and McKinsey have cut screening time by 50% while dramatically improving hire quality.

Learn More

Recommended Projects

Clash
Haskell to VHDL/Verilog/SystemVerilog compiler
CDL cycle language, compiler, simulator
Language, compiler and simulator for CDL cycle description language Platforms: OSX, Linux, Cygwin CDL is a C-like language for hardware description; simulator generates C++ models and synthesizable verilog. Includes C++ cycle simulation engine.
The Register Description Language (RDL)
The Register Description Language (RDL) is an object modeling language used to specify and implement software accessible hardware registers and memories. A RDL compiler can create synthesizable HDL, documentation, driver code, system-c models, and more.
MyHDL
MyHDL is a Python package for using Python as a hardware description and verification language.
Signs - VHDL Hardware Developement
Signs is a development environment for hardware designs in VHDL and other hardware description languages. It provides synthesis and simulation tools which are fully integrated in an Eclipse plugin including graphical netlist and waveform viewers.