NexusHDL

Status: Alpha

Brought to you by: free_solo

Add a Review

Downloads: 0 This Week

Last Update: 2013-04-22

Browse Code

Get an email when there's a new version of NexusHDL

This Eclipse Plugin invoke Simulation, Synthesis and Place&Route tools from various Vendors for HDL (VHDL/Verilog) development.

Features

Invoke Vendor tools from Eclipse workspace
Automatic script generation

Project Activity

See All Activity >

Follow NexusHDL

NexusHDL Web Site

Other Useful Business Software

Create custom docs, forms, apps, e-signatures, and surveys with Titan.

Powerful no-code digital experiences for Salesforce

Create custom docs, forms, apps, e-signatures, and surveys with Titan’s full-suite of enterprise applications designed to integrate seamlessly with Salesforce data across your entire organization. #1 on the Salesforce appexchange

Learn More

Rate This Project

User Reviews

Be the first to post a review of NexusHDL!

Additional Project Details

Intended Audience

Developers

User Interface

Eclipse

Programming Language

Java

Registered

2010-04-08

Report inappropriate content

Create custom docs, forms, apps, e-signatures, and surveys with Titan.

Powerful no-code digital experiences for Salesforce

Learn More

Recommended Projects

Synthesijer
THIS SITE IS NO LONGER ACTIVELY MAINTAINED, FOR RECENT RELEASES, PLEASE GO TO: http://synthesijer.github.io/web/dl/ For more information, please go to: http://synthesijer.github.io/web/ Synthesijer is a high-level synthesis tool, which generates HDL files from Java code. Synthesijer also provides a backend to generate VHDL/Verilog HDL, which helps to develop high-level synthesis tools and DSLs.
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.
HDLObf
HDLObf is intended to be a HDL Obfuscator and identifier name change utility. Primarily designed for Verilog/SystemVerilog support will be added for VHDL/SystemC in future.
Signs - VHDL Hardware Developement
Signs is a development environment for hardware designs in VHDL and other hardware description languages. It provides synthesis and simulation tools which are fully integrated in an Eclipse plugin including graphical netlist and waveform viewers.