veri-indent

Brought to you by: palam_rect

1 Review

Downloads: 0 This Week

Last Update: 2013-03-21

Get an email when there's a new version of veri-indent

Veri-indent is a verilog source code Parser,Analyzer and Beautifier. (similar to c 'indent' , but more than that). Verilog source can be formatted and Symbol table, list of registers,wires,pli calls in
source code can be extracted.

Project Activity

See All Activity >

Follow veri-indent

veri-indent Web Site

Other Useful Business Software

Empower Your Workforce and Digitize Your Shop Floor Icon

Empower Your Workforce and Digitize Your Shop Floor

Benefits to Manufacturers

Easily connect to most tools and equipment on the shop floor, enabling efficient data collection and boosting productivity with vital insights. Turn information into action to generate new ideas and better processes.

Learn More

Rate This Project

Login To Rate This Project

User Ratings

1.0 out of 5 stars

★★★★★

★★★★

★★★

★★

★

0

0

0

0

1

ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

User Reviews

Filter Reviews:

All

cakira Posted 2013-10-25

The version veriindent-0.1b.tar.gz is empty. Just a Hello World code.

Read more reviews >

Additional Project Details

Registered

2005-06-06

Report inappropriate content

Empower Your Workforce and Digitize Your Shop Floor

Benefits to Manufacturers

Easily connect to most tools and equipment on the shop floor, enabling efficient data collection and boosting productivity with vital insights. Turn information into action to generate new ideas and better processes.

Learn More

Recommended Projects

XML Indent
XML Indent is a XML stream reformatter written in ANSI C. It is analogous to GNU indent.
UniversalIndentGUI
A cross platform GUI for several code formatter, beautifier and indenter like AStyle, GNU Indent, GreatCode, HTML Tidy, Uncrustify and many more. Main feature is a live preview to directly see how the selected formatting option affects the source code.
endit
Endit is a text editor mean to HDL source code writing and hacking, like Verilog and VHDL. It integrated a open source verilog compiler , Icarus verilog compiler, in it which is also an excellent open source verilog compiler.
GPL Cver
Open-source interpreted Verilog simulator with a feature set and performance similar to Verilog-XL. Implements all IEEE 1364-1995 features along with some Verilog-2001 features. Full support for Verilog PLIs.
VeriWell Verilog Simulator
VeriWell is a full Verilog simulator. It supports nearly all of the IEEE1364-1995 standard, as well as PLI 1.0. Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in the mid-1990 and was included with the Thomas and Moorby book